We present a new cell concept (Emitter Wrap-Through or EWT) for a back-contact cell. The cell has laser-drilled vias to wrap the emitter on the front surfwe to contacts on the back surface and uses a potentially low-cost process sequence. Modeling calculations show that efficiencies of 18 and 2 1 % are possible with large-area solar-grade multi-and monocrystalline silicon EWT cells, respectively.
INTRODUCTION
Commercial one-sun silicon solar cells have the photocaniercollection junction (emitter) and a current-collection grid on the front surface. A front-surface emitter is necessary for good internal collection efficiency; solar-grade silicon materials typically have diffision lengths less than the device width. The front-surface grid is necessary for low series resistance. Frontgridded cells have the well-known grid optimization tradeoffincreasing the grid coverage reduces losses due to series resistance but increases losses due to grid obscuration. Other problems associated with the front-grid cell design include the following: increased complexity for cell manufacturing due to the requirement for fine-line grid definition, poorly optimized emitter due to requirements of low-cost metallizations (i.e., high surface concentration), and reduced packing density of cells in the module and increased complexity of module assembly due to front-to-back cell stringing [l] . Commercial one-sun silicon solar cells use screen-printed silver lines that have relatively poor aspect ratios (grid height divided by width), conductivity, and contact resistance.
Wenham estimates that losses due to grid obscuration, grid resistance, and poor emitter characteristics reduce the cell performance of commercial screen-printed solar cells by nearly 30% relative to high-efficiency (i.e., > 20%) laboratory cells [I] .
Placing both the n-type and the p-type current-collection grids on the back surface of the solar cell (i.e., "back-contact") has several advantages compared to the front-grid cell. The most obvious advantage of a back-contact cell is higher performance from no grid obscuration and low grid resistance; the only constraint on the grid design is the technological limits of the metallization technology. Another important advantage of back-contact cells is simplified module assembly and better packing factor of cells in the module; front-to-back stringing of front-contact cells requires additional space between cells for the tabs, is difficult to automate, and has a non-uniform surface for encapsulation. Back-contact cells also present a more aesthetic uniform appearance, which is important for some consumer applications (e.g., photovoltaic sunroofs for automobiles). Finally, backantacted cells allow for the possibility of a high-voltage cell through monolithic series connection of cells on a single substrate.
There are two approaches for placing both contacts on the back surface of a solar cell. In the first approach, photocaniercollection junctions and grids for both polarities are located on the back surface ("back-junction" cell). Swanson et alia demonstrated an efficiency of 21% with a one-sun, 35-cm2, back-junction silicon solar cell [2] . The photogenerated carriers must diffise to the back surface for collection in backjunction cells; hence, these cells require materials with diffusion lengths much longer than the device width for good photocarrier-collection efficiency. The back-junction cells are therefore not usell with many solar-grade silicon materials that have diffision lengths shorter than the device width.
The second approach for placing both contacts on the back surface of the solar cell keeps the collection junction on the front surface, which is more desirable for one-sun solar cells. This approach requires holes ("vias") through the substrate for the current-collection grid on the back surface to contact the collection junction on the front surface. Hall In this paper, we describe a new approach for a back-contact cell with a front collection junction. We refer to the new cell concept as the Emitter Wrap-Through cell since the emitter is wapped through vias to the back surface for contacting. An important feature of the EWT cell is the process sequence; the EWT-cell process is based on the buried-contact cell process, which has been shown by several authors to be potentially cost competitive with conventional screen-printed cells and is in pilot production at several locations of grids are the ptype and the n-type contacts. The n-type grid is a laser-scribed groove that has been heavily diffised with phosphorus and filled with metal. The front-surface emitter is contacted from the back surface through laser-drilled vias [6] .
The vias are aligned with the n-type grooves on the back surface and are also heavily phosphorus d i W d and metallized at the same time as the n-type grooves. The heavy groove diffision reduces contact resistance and contact recombination.
As will be discussed later, there are several options for the interdigitated p t y p e grid and substrate contact.
Figure 2 presents a relatively simple variation of the EWT cell with a double-junction emitter, i.e., there is a photocarriercollection junction on both surfaces. A double-junction emitter cell collects photogenerated carriers from both surfaces, which improves the collection efftciency for materials with difhsion lengths shorter than the device width [7] . The conversion efficiency of a double-junction cell should also be quite good for rear-surface illumination, which is imprtant for module applications that use bifacial illumination of the cell [SI.
The process sequence for an EWT cell is similar to a buriedcontact cell. First, phosphorus is d i W d to around 100 W O on the front surface for an EWT cell or on both surfaces for a double-junction EWT cell. Next, a dielectric layer is either grown (Si02) or deposited (Si3N4) on both surfaces. The ntype grooves and vias are next scribed and drilled with a l w , ideally, the grooves and vias are formed in a single step to ensure good alignment. 
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CELL DESIGN
We first develop a model for the series resistance of an EWT cell; the series resistance model is required for cell design and for device models to estimate EWT cell perfoxmance. Important resistance terms include emitter resistance (including spreading resistance as the current converges into the vias), via resistance (transport of current through the vias to the back surface), grid resistance, and base resistance. Important design parameters for series resistance include emitter sheet resistance, via diameter, groove and via spacing, and groove cross-sectional area. The important optimization parameter is the via and groove spacing; reducing the spacing reduces the series resistance but increases the time required for laser scribing and drilling.
We developed a model for the series resistance by dividing the cell geometry into regions with onedimensional current flows. For calculation of the emitter spreading resistance, the model divides the emitter into circular "unit cells" with an area equivalent to the square collection area of each via [3] . Similarly, the model separates current flow in the base into regions of linear and cylindrical flow [9] . The grid resistance depends upon the geometry of the busbars. Figure 3 presents two possible configurations for the busbars with interdigitated back contacts. Adding more busbars reduces the grid resistance at the expense of increased complexity in the module assembly. 
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w e calculated the series resistance of a 100-2 EWT cell as a function of via diameter, via and p v e spacing, and emitter sheet resistance. We used a cross-sectional area for the grid of 10, OOO pm2, a resistivity of 2 flan fix the metal, a busbar at each end of the cell, and a base resistivity of 1 f2cm. Figure 4 presents an example of these calculations. The two largest components of series resistance are due to the grid and the emitter. The emitter resistance is relatively high due to current crowding as the current converges on the via hole, so that the via diameter is an important parameter in the cell design. Note that the grid resistance would be negligible if we either assumed a larger cross-sectional area for the grid or used additional busbars in the design. A range of values for spacing, sheet resistance, and via diameter yield a series resistance of less than our target of 0.3 f2cm2. Table 1 . Expressions for emitter, grid, and base resistance components &, Rg, and Rb) in ncm2 of an EWT cell. s is the groove and via spacing, L is the device length, pe is the emitter sheet resistance, pg is the grid resistivity, pb is the base resistivity, Ag is the cross-sectional area of the gridline, W is the device wdth, rc is the radius of the via divided by the radius of the unit cell, and r b is the radius of the p-type contact. The terms in W e t s for R, and Rb represent the effect of current crowdmg in the emitter and 2dimensional current flow in the base, respectively.
We used a numerical onedimensional semiconductor device modeling code (PC-1D) with a series resistance of 0.25 ncm2 to estimate the cell ~erfomulnce of a loo-cm2 EWT cell [IO] .
We used material parameters (e.g., base doping, lifetime, width, and surface type) appropriate for highquality solargrade Cz and multicrystalline silicon. Table 2 presents results of our calculations. The calculations show that efficiencies in acess of 21 and 18% are possible with solar-grade Cz and multicrystalline silicon EWT cells, respectively. The doublejunction cell provides a performance enhancement of nearly 1% absolute for both materials compared to the front-junction cell. Table 2 . Results of EWT cell simulations using a series resistance of 0.25 Clan2 and material parameters appropriate for solar-grade mono-and multicrystalline silicon. We used a textured surface with a fixed reflectance of 2% for simulations of the Cz cell and a planar surface with the modeled reflectance of a single-layer antireflection coating for simulations of the multicrystalline cell.
PROCESS DEVELOPMENT
Most of the processes required for fabrication of an EWT cell (e.g., multiple uses of a dielectric, groove formation, groove diffision, metalization, etc.) have already been demonstrated by other groups for fabrication of buried-contact silicon solar cells. The new processes required for fabrication of an EWT cell include the following: laser drilling of the vias aligned to a laser-scribed groove, diffusion of phosphorus through the vias with low electrical resistance, and incorporation of boron diffusion or patterned aluminum alloy into the process sequence. Note that the EWT cell requires at least one alignment in the process sequence for the interdigitated n-type and p-type grids.
We have a pulsed (Q-switch) Nd:YAG (1.064 pm) laser-scribe. system, which we have upgraded with a four-axis (x, y, z, and 0) sample stage and a computer-based control system [I 11. The control system uses files from a CADD program for easy adjustment of patterns. Our laser system drills a via in less than 100 ms using a pulse energy of 0.5 d, a pulse width of 25 ns, and a pulse rate of 1 kHZ. (Our laser has a low throughput for hole drilling because it does not have the appropriate pulse width and energy for drilling holes in a single pulse.) The grooves are scribed in one pass and the vias are drilled in a subsequent pass in immediate succession, so that the groove and vias are always aligned.
We also modified our system to accomodate alignment of different patterns. We found that mechanical alignment was not sufficient for alignment of the n-type and the p-type interdigitated grooves. The problem with mechanical alignment was rotational accuracy; the two patterns must be rotationally accurate to less than 0.6" for spacing of 1 mm and cell length of 10 cm. However, we found that we could manually align patterns with the aid of a HeNe alignment laser beam that is collinear with the laser-scribe beam.
We successllly demonstrated diffusion of phosphorus using PH3 in the vias. We confiied, by measuring the electrical resistance of the diffused vias, that the walls of the vias have approximately the same sheet resistance as the diffision on a horizontal surface. This result means that the resistance of the vias, even without plating of metal into the vias, is negligible for an EWT cell. We have also found that metal (electroless nickel and electroplated silver) readily plates into and mostly fills the vias, which further reduces the via resistance.
A boron diffusion or an aluminum alloy is required for low contact resistance of the sintered nickel to the p-type base because solar-grade silicon typically has a resistivity of only about 1 ncm. A boron diffusion or aluminum-alloyed junction is also required for the double-junction EWT cell to counter dope the phosphorus emitter diffusion (Figure 2) . We have demonstrated that evaporated aluminum can be alloyed through silicon nitride in a tube h a c e at 1000°C in our laboratory.
However, we are concentrating on developing an EWT process sequence with a boron diffusion and aligned interdigitated groove because we do not presently have a means in our laboratory to pattern evaporated aluminum over a grooved back surface.
Integration of boron diffusion into the process requires demonstration of several process-related items: the boron diffusion must be compatible with the silicon nitride, the boron diffusion in the grooves must be protected from the phosphorus groove diffusion, and the boron diffusion must be compatible with the metalktion. (We use silicon nitride rather than silicon dioxide for the dielectric because silicon nitride is a better anti-reflection coating (higher refractive index), does not require a long fiunace oxidation, is a better diffusion barrier, and is more easily integrated into the process due to compatibility with chemicals used for deglazing the diffusion glasses (HF) and for etching the grooves (KOH).) We have demonstrated all the boron-diffusion items individually. Boron diffusion using diborane gas (B2%) does not interact strongly with silicon nitride, although there appears to be an interaction of the boron and phosphorus diffusions together with the silicon nitride. We confiied that a 200-nm CVD oxide protects the boron diffusion from the phosphorus groove diffusion. We also demonstrated plating to boron-diffused grooves, although we have not yet measured the contact resistance. Table 3 presents our process sequence using a boron diffusion. We expect to have the full process integrated for fabrication of an EWT cell by the end of 1993. sinter in forming gas, 500°C.
Electroplate silver.
Forming gas anneal, 4OOOC.
CONCLUSIONS
We described a new cell concept (EWT) that has the performance advantages of a back-contact cell, that can use materials with short d i h i o n lengths, and that uses a potentially cost-effective process sequence. We have demonstrated all the individual processes required for fabrication of an EWT cell. From our modeling, we believe that the EWT cell is capable of achieving efficiencies of 18 and 21% on large-area (100 an2) multi-and monocIystalline solargrade silicon substrates, respectively.
ACKNOWLEDGMENTS
